Bespav Posted May 26, 2020 Report Posted May 26, 2020 Keeping in mind Kevin Gilmore's design rules i have insomnia about stabilizing common mode of JFET input stage without sacrificing CMRR or straight referencing it to the amplifier/source ground. So, check attached schematic. While keeping straightforward signal flow aka "Gilmore's gesign rule" it also have second control loop which helps SuSy amps to maintain output common mode near ground potential.
Recommended Posts
Create an account or sign in to comment
You need to be a member in order to leave a comment
Create an account
Sign up for a new account in our community. It's easy!
Register a new accountSign in
Already have an account? Sign in here.
Sign In Now