Jump to content

Recommended Posts

Posted

Keeping in mind Kevin Gilmore's design rules i have insomnia about stabilizing common mode of JFET input stage without sacrificing CMRR or straight referencing it to the amplifier/source ground.

So, check attached schematic.

While keeping straightforward signal flow aka "Gilmore's gesign rule" it also have second control loop which helps SuSy amps to maintain output common mode near ground potential.

Bridged with common mode control resistive load.PNG

Create an account or sign in to comment

You need to be a member in order to leave a comment

Create an account

Sign up for a new account in our community. It's easy!

Register a new account

Sign in

Already have an account? Sign in here.

Sign In Now
×
×
  • Create New...

Important Information

By using this site, you agree to our Terms of Use.